We report on the buffer/absorber interface formation in highly efficient ͑14.5%, air mass 1.5͒ ZnO/CdS/Cu͑In, Ga͒Se 2 solar cells with a physical vapor deposited CdS buffer. For Se-decapped Cu͑In, Ga͒Se 2 ͑CIGSe͒ absorbers we observe sulfur passivation of the CIGSe grain boundaries during CdS growth and at the interface a thermally stimulated formation of a region with a higher band gap than that of the absorber bulk, determining the height of the potential barrier at the CdS / CIGSe interface. For air-exposed CIGSe samples the grain boundary passivation is impeded by a native oxide/adsorbate layer at the CIGSe surface determining the thermal stability of the potential barrier height.
Cu͑In, Ga͒Se 2 ͑CIGSe͒ thin film solar cells achieve efficiencies up to 19.5% when using a "wet" chemical bath deposited ͑CBD͒ CdS buffer layer between the p-type absorber and the n-type ZnO window.
1 Surprisingly, CIGSe polycrystalline thin film solar cells exhibit higher internal quantum efficiencies ͑QEs͒ than devices from single crystalline CIGSe films. 2 Recent theoretical 3 and experimental 4 studies propose an explanation based on a model where Cu depleted polar grain boundary ͑GB͒ interfaces lead to a valence band offset between GB and grain interior ͑GI͒, repeling holes from the GB and thus diminishing GB recombination. Other experiments observed light induced changes in the conduction band at GBs. 5 Nevertheless, when a CdS buffer is deposited by a "dry" physical vapor deposition ͑PVD͒ the CI͑G͒Se solar cells show significantly lower efficiency. 6 The highest reported efficiency using a PVD-CdS is ϳ12.4%. 7 This shows that differently deposited CdS buffers provide differences at the related interfaces and finally in the device operation.
In this Letter we show that ͑1͒ not only the initial state of the absorber GBs has a decisive role but that additionally a GB passivation process, which occurs during the CdS buffer deposition, enhances the absorber electronic properties; ͑2͒ the condition of the absorber surface strongly influences the passivation process and the potential barrier of recombination at the CdS / CIGSe interface; and ͑3͒ the preparation of highly efficient solar cells with PVD-CdS buffers is possible.
CIGSe thin films ͓Ga/ ͑Ga+ In͒ =24%͔ were deposited by a three-stage coevaporation process 8 on Mo-coated soda lime glass substrates. An ϳ300 nm Se cap protection layer was deposited on top of the CIGSe absorber. Se decapping and in situ thermal deposition of a CdS layer from a single source were performed in an ultrahigh vacuum ͑UHV͒ ͑p ϳ 10 −9 mbar͒ system. Samples comparable to those in standard solar cell production were prepared by exposure to air for 40 min prior to CdS deposition. This results in the formation of Na 2 CO 3 and also of In 2 O 3 , Ga 2 O 3 , and SeO x native oxides at the absorber surface. 9 For the deposition of the CdS layers, the CdS source and substrate temperatures were kept constant at 680 and 100°C, respectively, providing a stable deposition rate of ϳ9 nm/ min. Samples with 55 nm of PVD CdS as well as reference samples with a comparably thick CdS buffer from CBD were used for the preparation of ZnO / CdS / CIGSe solar cells. Their photovoltaic ͑PV͒ parameters, namely, power conversion efficiency ͑Eff͒, fill factor ͑FF͒, open-circuit voltage ͑V oc ͒, and short-circuit current density ͑J sc ͒, were determined from J-V measurements performed under standard air mass 1.5 ͑AM1.5͒ conditions ͑100 mW/ cm 2 , 25°C͒. Additionally, external QE was recorded and JV-T measurements were performed as a function of illumination. The formation of the PVD-CdS / CIGSe interface was investigated by Kelvin probe force microscopy 10 ͑KPFM͒ in UHV ͑p ഛ 10 −10 mbar͒. For this purpose CIGSe absorbers were consecutively covered by different thicknesses ͑0-55 nm͒ of CdS. 11 For work function ͑⌽͒ imaging, the samples were transferred repeatedly between the PVD and KPFM systems after each deposition step without breaking the vacuum. The surface photovoltage ͑SPV͒, i.e., the change in ⌽ with illumination, is obtained by illuminating with a laser diode ͑ = 675 nm͒. All other measurements were performed under dark conditions. Table I summarizes the solar cell parameters. Asprepared devices exhibit efficiencies of up to 10.6% for the Se-decapped and 11.2% for the air-exposed absorbers. Compared with the references, the main difference for the Sedecapped sample is observed in V oc , whereas the oxidized devices show mainly a lower FF and J sc . Annealing of the devices at 200°C during 1 h in air has an especially benefi- cial effect on the V oc of the Se-decapped sample, which is increased by ϳ120 mV. The annealed device exhibits an AM1.5 total area efficiency of 14.1% ͑14.5% active area͒ without antireflection coating. J sc of the annealed sample B is higher compared to that of its reference as confirmed by the QE measurements in Fig. 1 . The main gain is due to a higher response in the long wavelength region and has been attributed to an increased effective collection length ͑L eff ͒. 12 However, in the same wavelength region the QE of the device A is lower compared to the reference. Figure 2 gives an overview of the KPFM measurements. The work function of the bare Se-decapped CIGSe surface is determined as ⌽ = ͑5.25± 0.05͒ eV. Oxides on the surface after air exposure reduce the work function by 690 meV. At the free CIGSe surface the formation of oxides induces surface dipoles which modify the effective electron affinity 13 and thus the surface work function. With increasing CdS thickness ⌽ increases in both cases up to ϳ5.45 eV which corresponds to the work function of the closed ͓confirmed by scanning electron microscopy ͑SEM͒ images 14 ͔ CdS layer with a thickness of ϳ55 nm. On the air-exposed absorbers the PVD-CdS layers grow uniformly, showing a homogeneous ⌽. In contrast, up to a CdS thickness of ϳ10 nm Sedecapped absorbers show inhomogeneous work function images similar to the one presented in Fig. 3͑b͒ for the sample with ϳ2.3 nm CdS. The bright areas already exhibit the ⌽ values of the thick and closed CdS layer, while the dark areas show a lower work function ⌽ GB = ͑5.36± 0.03͒ eV, i.e., ⌽ CIGSe Ͻ⌽ GB Ͻ⌽ CdS-thick . Relating the work function image ͓Fig. 3͑b͔͒ to the topography ͓Fig. 3͑a͔͒, it can be observed that the regions with lower ⌽ are located mainly around positions of the CIGSe GBs. Both, Se-decapped and airexposed absorber surfaces show only weak SPV ͑compare illuminated and dark ⌽ values in Fig. 2͒ . A detailed analysis of the KPFM study will be presented elsewhere. 15 The changes induced by the annealing in the devices' electronic properties are investigated following Nadenau et al. 16 The activation energy of recombination ͑E a ͒, determined from A ϫ ln J 0 = f͑1/T͒ curves, A being the diode ideality factor, indicates the location of recombination; e.g. lower/higher E a than the band gap ͑E g ͒ of the absorber points out an interface recombination, while E a = E g indicates a recombination in the absorber bulk. E a of the as-prepared device A from an air-exposed absorber ͓see Fig. 4͑a͔͒ is almost independent of illumination-E a ϳ 1.32-1.33 eV, which is much higher than E g-CIGSe = 1.15 eV determined from QE measurements in Fig. 1 . The temperature behavior of A ͓Fig. 4͑a͔͒ indicates an intensive tunneling of the charge carriers. Therefore, the current transport in sample A is limited by a strong tunneling assisted recombination at the buffer/ absorber interface. Annealing attenuates the tunneling component of the recombination. Also E a decreases to 1.18-1.24 eV ͓Fig. 4͑a͔͒, as well as for samples from Sedecapped CIGSe ͓see Fig. 4͑b͔͒ , pointing out a similar location of the recombination. In contrast, the recombination in sample A-Ref with CBD CdS takes place in the CIGSe bulk.
14 The temperature behavior of the ideality factor A of the as-prepared device B from Se-decapped CIGSe ͓Fig. 4͑b͔͒ displays also a tunneling assisted recombination, but with a lower contribution compared to that of sample A. E a obtained from Fig. 4͑b͒ weakly depends on illumination ranging between 1.02 and 1.07 eV, which is lower than E g-CIGSe = 1.14 eV ͑see Fig. 1͒ . Thus, recombination takes place at the CdS / CIGSe interface and is enhanced by lowering of the effective barrier by tunneling. After the sample annealing E a increases to 1.22-1.25 eV, which is now higher than E g-CIGSe . Accordingly, the tunneling is significantly decreased and thermally activated recombination becomes dominant. Therefore, the charge carriers recombine in a region of the absorber close to the PVD-CdS / CIGSe interface which has a higher E g than the absorber bulk. The increase of the activation energy by about 200 meV after the sample annealing correlates with an increase of V oc of about 120 mV ͑Table I͒. Hence, the electronic transport is almost Table I . Considering all the experimental findings we will now discuss the effect of the different processes for heterojunction formation on the properties of the junction interface and grain boundaries. The QE measurements showed that solar cells from Se-decapped CIGSe ͑B͒ with a PVD buffer exhibit a higher J sc than their references because of an enhanced L eff . We can assume that the higher L eff is achieved by an increase in the charge carrier diffusion length ͑L diff ͒.
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As the PVD CdS was deposited at a low substrate temperature ͑100°C͒, we can exclude a passivation of defects in the absorber grain interior, e.g., by S diffusion. 17 However, sulfur can effectively passivate GBs of the freshly Se-decapped absorber, which in turn will increase L diff . Thus, we propose that S passivation of the absorber GBs enhances the QE of the devices with PVD CdS. This is supported by KPFM measurements showing that during the initial growth of PVD CdS on freshly Se-decapped CIGSe absorbers the formation of CdS at the chalcopyrite GBs is altered. The regions around GBs clearly show a lower work function than those on the grains; it is well known that the work function of CdS is lowered by a reduced S content due to the formation of S vacancy related donorlike defects. 18 We therefore conclude that during the initial growth stage of the PVD-CdS buffer, sulfur diffuses along the absorber GBs, resulting in a S passivation of defects and consequently an enhanced J sc . The presence of the oxide/adsorbate layer on the air-exposed samples ͑confirmed by the considerably lower ⌽͒ presents an effective barrier for S diffusion and consequently the passivation of the GBs is largely inhibited. As a result, the solar cells processed from air-exposed absorbers show a reduced QE in the long wavelength region and therefore a lower J sc compared to that of the devices from Se-decapped CIGSe and the references. In the case of reference devices, the absorber GBs are passivated at first by the oxygen during the air exposure. 13, 19 Furthermore, sulfur can passivate GBs, since the absorber surface is cleaned/etched in the chemical bath, 9 thereby eliminating this diffusion barrier.
The postannealing of devices with PVD CdS modifies mainly their CdS / CIGSe interface. Annealing of the devices from Se-decapped absorbers changes the dominant recombination from a tunneling to a thermally activated process, which can be explained by a positive impact of the annealing on the defect density at the PVD-CdS / CIGSe interface. The recombination path is shifted from the buffer/absorber interface into the absorber in a region close to the CdS / CIGSe interface with higher band gap than the absorber bulk, thus increasing E a from 1.02-1.07 to 1.22-1.25 eV, e.g., increasing the potential barrier at this interface by about 200 mV; consequently, V oc increases. Thus we conclude that the region with higher band gap and an appropriate thickness for highly-efficient devices is formed in the absorber film after annealing. Because almost the same electronic features are observed on both devices with PVD-and CBD-CdS buffers, it appears that annealing stimulates at the PVDCdS / CIGSe interface similar interdiffusion processes occuring during the chemical bath deposition of CdS on CIGSe: Cu from the CIGSe diffuses into the CdS layer, 6 depleting the CIGSe surface at the CdS / CIGSe interface, resulting in the formation of a vacancy compound of n-type conductivity with E g Ͼ E g-CIGSe . At the same time, doping of CdS by Cu increases its conductivity. 6 Additionally, Cd diffuses from the CdS into the CIGSe layer, occupying Cu vacancies in the near-interface region, acting as substitutional donor, 20 contributing even more to the CIGSe conductivity-type inversion at the CdS / CIGSe interface. In the case of the airexposed samples the CIGSe surface is inverted by the presence of oxides: KPFM results show that ⌽ CIGSe-surface is lowered by more than half of the E g-CIGSe . This determines the high initial height of the potential barrier at the CdS / CIGSe interface and therefore high E a ϳ 1.3 eV. Although the interdiffusion processes at the PVD-CdS buffer/ absorber interface during annealing are limited by the oxide layer, the decrease of E a to ϳ1.2 eV, as for samples from Se-decapped absorbers, shows that formation of a similar CdS / CIGSe interface is stimulated. Consequently, similar V oc 's are recorded in Table I . However, the presence of oxides at this interface limits the J sc and FF of the devices.
In summary, we showed that the PVD-CdS / CIGSe interface entirely prepared by a dry technology leads to solar cells with a record efficiency of 14.5% ͑AM1.5͒. With fresh absorber surfaces well passivated grain boundaries by sulfur diffusion are formed. Postannealing stimulates Cu and Cd interdiffusion at the CdS / CIGSe interface.
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